Automatic test generator for programmable logic devices, including EPLDs and FPGAs. Also test generation and modification of boundary scan tests and BSDL files.
Board level testability analysis tool. Speeds time to market. Minimizes test points, thereby saving test equipment and fixturing costs. Increases potential fault coverage.