Engineering  Electrical Engineering  Debussy(r) is a complete, open debug system for Verilog and VHDL designs at the gate, RTL, and behavioral levels. It improves debug productivity by making complex designs easier to understand and by automating time-consuming debug tasks.
|